Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability
Codasip, the leading supplier of customizable RISC-V® processor IP, today announces a new major version of its most advanced processor IP core: the A71X™ with dual-issue support for enhanced performance.
A71X is a RISC-V-based 64-bit core aimed at the application domain and able to run Linux. It is Codasip’s first superscalar core, able to process instructions from one thread in two different execution units. This feature offers greatly improved performance, up to double the performance of a single-issue core.
Dual issue core. Source Codasip.
The configurations of A71X will include all microarchitectures that have already been announced for the earlier Codasip A70X™, including support for the RISC-V P extension and multi-core features. Together with the dual-issue capability, this will enable the design of powerful processors suitable for fast data-intensive applications in ML/AI, automotive, and similar domains.
“This is a very important addition to our application processor IP portfolio,” says Zdeněk Přikryl, CTO Codasip. “The new dual-issue capability will allow for a jump in performance without significant increase in power and area, which will make it possible to serve a much wider range of applications.”
All Codasip Application processor cores (those with code names beginning with “A”) are 64-bit and use an AHB or AXI external interface. They also feature a Floating-Point Unit and Atomic instructions. All of them can run Linux as they support Machine, Supervisor & User privilege modes and have a Memory Management Unit.
All Codasip RISC-V cores for all domains (Low-Power Embedded, High-Power Embedded, and Application) are developed using Codasip Studio and provided as easy-to-customize CodAL models.
The A71X core and its configurations will be available towards the end of 2021.
Codasip A71X core. Source Codasip.
Roddy Urquhart
Senior Marketing Director
Check out our latest Press Releases!
Press Releases
Codasip Opens UK Design Center Led by Simon Bewick
Press Releases
Codasip Strengthens Senior Leadership: Rupert Baines Joins as Chief Marketing Officer
Press Releases
Mythic Licenses Codasip’s L30 RISC-V Core for Next-Generation AI Processor
Press Releases
Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability
Press Releases
SEGGER and Codasip Announce Cooperation on RISC-V
Press Releases
Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
Press Releases
Codasip Releases a Major Upgrade of Its Studio Processor Design toolset with a Tutorial RISC-V Core
Press Releases
Codasip to Offer Secure Boot Solutions with Veridify Tools
Press Releases
Valtrix and Codasip Cooperate on Verification of RISC-V Systems
Press Releases
Ron Black Joins Codasip as Executive Chairman
Press Releases
Codasip Announces Commercial Add-Ons to SweRV Core® EH1
Press Releases
TianyiHexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions
Press Releases
Menta eFPGA and Codasip Announce Technology Partnership
Press Releases
Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-core and SIMD Capability
Press Releases
NeuLinker Licenses Codasip Bk5 and Studio for Powering Innovative AI and Blockchain Solutions
Press Releases
Codasip Announces a New Design Center in France
Press Releases
Codasip Studio and Codasip CodeSpace 8.4 available
Press Releases
Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip’s RISC-V SweRV Core™ Support Package Pro
Press Releases
Codasip Releases the First Linux-Capable RISC-V Core Bk7 Optimized for Domain-Specific Applications
Press Releases
VITEC Licenses Codasip Bk5 Core for Multi-purpose Use in Video Products
Press Releases
Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores
Press Releases
Codasip releases Support Package for Western Digital’s first RISC-V SweRV Core
Press Releases
Codasip Studio and Codasip CodeSpace 8.3 available
Press Releases
Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
