Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability
Press Release by Roddy Urquhart, June 22, 2021.
Codasip, the leading supplier of customizable RISC-V® processor IP, today announces a new major version of its most advanced processor IP core: the A71X™ with dual-issue support for enhanced performance.
A71X is a RISC-V-based 64-bit core aimed at the application domain and able to run Linux. It is Codasip’s first superscalar core, able to process instructions from one thread in two different execution units. This feature offers greatly improved performance, up to double the performance of a single-issue core.
Dual issue core. Source Codasip.
The configurations of A71X will include all microarchitectures that have already been announced for the earlier Codasip A70X™, including support for the RISC-V P extension and multi-core features. Together with the dual-issue capability, this will enable the design of powerful processors suitable for fast data-intensive applications in ML/AI, automotive, and similar domains.
“This is a very important addition to our application processor IP portfolio,” says Zdeněk Přikryl, CTO Codasip. “The new dual-issue capability will allow for a jump in performance without significant increase in power and area, which will make it possible to serve a much wider range of applications.”
All Codasip Application processor cores (those with code names beginning with “A”) are 64-bit and use an AHB or AXI external interface. They also feature a Floating-Point Unit and Atomic instructions. All of them can run Linux as they support Machine, Supervisor & User privilege modes and have a Memory Management Unit.
All Codasip RISC-V cores for all domains (Low-Power Embedded, High-Power Embedded, and Application) are developed using Codasip Studio and provided as easy-to-customize CodAL models.
The A71X core and its configurations will be available towards the end of 2021.
Codasip A71X core. Source Codasip.
What's New in Codasip

05/16/22
Blog
by Rupert Baines
Design for differentiation: architecture licenses in RISC‑V

05/10/22
Press Release
by David Marsden
Codasip appoints SH Lee to deliver RISC-V innovations to Korean OEMs

05/05/22
Blog
by Jamie Broome
Building the highway to automotive innovation

05/03/22
Press Release
by David Marsden
Codasip adopts Siemens’ OneSpin tools for formal verification

05/02/22
Blog
by Keith Graham
Processor architecture optimization is not a barrier for university researchers

04/29/22
Blog
by Philippe Luc
Building a Swiss cheese model approach for processor verification

04/21/22
Press Release
by David Marsden
Codasip appoints Jamie Broome as its Automotive VP

04/08/22
Whitepaper
by Roddy Urquhart
Semiconductor Scaling is Failing

04/06/22
Press Release
by David Marsden
Codasip appoints Japan EDA veteran

04/04/22
Blog
by Philippe Luc
Measuring the complexity of processor bugs to improve testbench quality

03/24/22
Blog
by Roddy Urquhart
Closing the Gap in SoC Open Standards with RISC-V

03/16/22
Blog
by Lauranne Choquin
How Today’s Engineering Students Will Become the Processor Engineers of Tomorrow