Codasip appoints SH Lee to deliver RISC-V innovations to Korean OEMs
Press Release by David Marsden, May 10, 2022.
Codasip, the leader in customizable RISC-V processor IP, today announced it has appointed Suk-Ha Lee as its Country Manager, Korea, to establish a presence to support Codasip’s customers in one of the world’s key semiconductor nations.
Lee was with S2C since 2014, supporting multiple Samsung accounts for the company’s FPGA prototyping hardware and software. Lee has amassed considerable experience in his 30 years in the electronics and semiconductor industry, with earlier experience at Synopsys, Synplicity and Forte Design Systems.
In his long and successful career, Lee has worked hard to build strong and significant relationships with most of the tier-one Korean consumer and industrial electronics giants. Lee’s industry relationships and experience have enabled these industry leaders to bring to market SSDs, 5G, Smart TVs and other innovations in the shortest time possible.
Lee commented, “Building a market for a relative newcomer in the Korean market is hard work, but with the capabilities of RISC-V combined with Codasip’s processor IP and Studio tools means we can bring something I’ve been working with my customers for 3 decades: the opportunity to innovate, to be creative and differentiate their products for the global marketplace - and to do this in the shortest timescales possible, while ensuring the highest quality of end products”
Brett Cline, Chief Revenue Officer, Codasip, added, “Korea is market ripe for maximizing the potential that Codasip plus RISC-V offers: processor design automation that rapidly enables their ability to innovate and to win in the global race for consumer and industrial product differentiation. We are delighted to have SH join our rapidly growing team, and to bring his significant knowledge and experience to build Codasip in the Korean - and therefore global - market”.
What's New in Codasip

05/16/22
Blog
by Rupert Baines
Design for differentiation: architecture licenses in RISC‑V

05/10/22
Press Release
by David Marsden
Codasip appoints SH Lee to deliver RISC-V innovations to Korean OEMs

05/05/22
Blog
by Jamie Broome
Building the highway to automotive innovation

05/03/22
Press Release
by David Marsden
Codasip adopts Siemens’ OneSpin tools for formal verification

05/02/22
Blog
by Keith Graham
Processor architecture optimization is not a barrier for university researchers

04/29/22
Blog
by Philippe Luc
Building a Swiss cheese model approach for processor verification

04/21/22
Press Release
by David Marsden
Codasip appoints Jamie Broome as its Automotive VP

04/08/22
Whitepaper
by Roddy Urquhart
Semiconductor Scaling is Failing

04/06/22
Press Release
by David Marsden
Codasip appoints Japan EDA veteran

04/04/22
Blog
by Philippe Luc
Measuring the complexity of processor bugs to improve testbench quality

03/24/22
Blog
by Roddy Urquhart
Closing the Gap in SoC Open Standards with RISC-V

03/16/22
Blog
by Lauranne Choquin
How Today’s Engineering Students Will Become the Processor Engineers of Tomorrow