

## Product brief

### → Benefits

#### Highly configurable

- Flexible design for use in a broad range of markets

#### Designed for differentiation

- RISC-V core designed in CodAL™ and fully customizable if the CodAL architecture source is licensed

#### Optimized for AI/ML workloads

- With TensorFlow Lite support for Microcontrollers

### → Applications


Video and image processing  
Smart sensors  
IoT devices

### → Overview

The Codasip® L31 core is a low-power, embedded RISC-V core in the 3 Series. Providing an ideal balance between performance and power consumption, it enables a wide range of embedded applications.

The L31 with FPU option enables innovation in applications that require hardware floating-point capabilities such as signal processing.

#### Codasip L31



\*optional

The L31 core can be licensed either as an off-the-shelf (RTL and software toolchain) or fully customizable processor (CodAL).

### → Deliverables

- Hardware Development Kit
- Software Development Kit
- FPGA evaluation platform
- Basic set of applications
- Documentation

## → Specifications

<p><b>Core</b></p> <ul style="list-style-type: none"> <li>• 3-stage, in-order pipeline</li> <li>• RV32IMCB &amp; RV32IMFCB ISA</li> <li>• 32-bit registers</li> </ul>	<p><b>Branch predictor</b></p> <ul style="list-style-type: none"> <li>• Optional</li> <li>• Increased single-thread performance</li> </ul>	<p><b>Power</b></p> <ul style="list-style-type: none"> <li>• Clock gating</li> <li>• Configurable reset</li> <li>• WFI</li> </ul>
<p><b>Caches</b></p> <ul style="list-style-type: none"> <li>• L1 instruction and data</li> <li>• Configurable L1 cache size, associativity and cache line size</li> <li>• Optional</li> </ul>	<p><b>Multiplier, divider</b></p> <ul style="list-style-type: none"> <li>• Multiplier implementation: Parallel</li> <li>• Divider implementation: Sequential</li> </ul>	<p><b>Debug</b></p> <ul style="list-style-type: none"> <li>• Standard RISC-V debug</li> <li>• 4 JTAG pins</li> <li>• 2-8 breakpoints &amp; watchpoints</li> </ul>
<p><b>Tightly coupled memory</b></p> <ul style="list-style-type: none"> <li>• Instruction and data TCMs</li> <li>• Customizable size up to 2MB</li> <li>• AHB-Lite TCM secondary port</li> </ul>	<p><b>Memory protection</b></p> <ul style="list-style-type: none"> <li>• Optional MPU with 2/4/8/16 regions</li> <li>• Physical memory attributes with 16 regions</li> <li>• Machine and User privilege modes</li> </ul>	<p><b>Interrupts</b></p> <ul style="list-style-type: none"> <li>• Interrupt controller</li> <li>• Standard RISC-V CLINT implementation</li> <li>• Up to 128 interrupts</li> <li>• NMI</li> </ul>
<p><b>Interfaces</b></p> <ul style="list-style-type: none"> <li>• 2x AHB-Lite</li> </ul>	<p><b>FPU</b></p> <ul style="list-style-type: none"> <li>• Available as option</li> </ul>	<p><b>Performance</b></p> <ul style="list-style-type: none"> <li>• Performance monitors</li> </ul>

## → Customization

L31 is designed using Codasip Studio™

- Easy customization in CodAL

Add new instructions or data types accelerating your algorithm

- Studio automatically generates the compiler aware of such extensions

Connect your existing accelerator directly to the processor

- Studio generates the RTL with the new interface

