



# Re-targetable C/C++ LLVM compiler for RISC-V

Zdenek Prikryl, CTO



## → Scaling is failing

For about 50 years the semiconductor industry has relied on shrinking silicon geometries to achieve greater design complexity and processor performance for an acceptable cost. This shrinking has been most famously described by Moore's Law and the less wellknown Dennard Scaling. This virtuous and predictable scaling is broken – so how can we achieve improvements in performance in the future?



## → Benefits and features

Codal processor description serves as an input to the generator

Generator extracts:

- Behavior of every single instruction in a form of a graph
- Architectural and microarchitectural features for a scheduler or register allocation
- Application binary interface
- Peephole and other optimizations

Informative report is generated

Designer may see which instructions are recognized and how they will be used

C/C++ compiler uses the instructions automatically

No need to change the C/C++ code

If an instruction is too complex, then:


- Intrinsic is automatically generated
- User may use the instruction via the intrinsic or inline assembly

## → Customizable RISC-V processors

Differentiate with Cudasip Studio

Configure / Modify

Using CodAL architecture description language



## → Performance and code size

LLVM Vanilla as a base line

- GCC as well as Cudasip LLVM is then compared relatively to it

Coremark compiled for performance

Dhrystone is compiled using legal arguments only

**Cudasip outperforms both, GCC as well as LLVM Vanilla**

- Can be improved further using custom compute with Cudasip Studio

LLVM Vanilla as a base line

- GCC as well as Cudasip LLVM is then compared relatively to it

Embench-iot used as a benchmark

The same optimization options are used for the compilation across compilers

**Cudasip produces smaller applications**

- Can be improved further using custom compute with Cudasip Studio

## → Re-targetable C/C++ LLVM

Cudasip uses LLVM as a base line.

LLVM is the re-targeted based on the CodAL processor description.

Beside the C/C++ compiler, Cudasip generates

- LLVM assembler, disassembler
- LLVM linker, binutils
- LLVM debugger (LLDB)

Complete SDK/toolchain is generated.

