Welcome to Codasip

Press releases

Check out the latest news, posts, papers, videos, and more!

What's New in Codasip

Check out the latest news, posts, papers, videos, and more!
Image

21 Sep, 22

Press Release

by Tora Fridholm

Codasip joins OpenHW Group to contribute to RISC-V verification

Image

31 Aug, 22

Press Release

by Tora Fridholm

Codasip joins Intel Pathfinder for RISC-V program

Image

12 Jul, 22

Press Release

by David Marsden

Codasip expands design team to Greece

Secure background for Veridify secure boot support

22 Jun, 22

Press Release

by David Marsden

Codasip adds Veridify secure boot to RISC-V processors

Image

21 Jun, 22

Codasip Studio

by David Marsden

Codasip Studio Mac extends potential to design for differentiation with RISC-V

Codasip L31 Embedded World Winning Award

21 Jun, 22

Press Release

by David Marsden

Codasip L31 customizable RISC-V core is an Embedded World Best in Show

Mike Eftimakis appointment VP Strategy Ecosystem at Codasip

14 Jun, 22

Press Release

by David Marsden

Codasip appoints Mike Eftimakis as VP of Strategy and Ecosystem

SH Lee appointed at Codasip

10 May, 22

Press Release

by David Marsden

Codasip appoints SH Lee to deliver RISC-V innovations to Korean OEMs

Codasip and Siemens

03 May, 22

Press Release

by David Marsden

Codasip adopts Siemens’ OneSpin tools for formal verification

Jamie Broome VP automotive at Codasip

21 Apr, 22

Press Release

by David Marsden

Codasip appoints Jamie Broome as its Automotive VP

Takaaki Akashi, Country Manager Japan Codasip

06 Apr, 22

Press Release

by David Marsden

Codasip appoints Japan EDA veteran

Codasip University Program with Keith Graham

10 Mar, 22

Press Release

by David Marsden

Codasip University Program spurs innovation and boosts curriculums

Emmanuel Till Vatier from Codasip

03 Mar, 22

Press Release

by David Marsden

Codasip steps up its focus on Europe and appoints Till-Vattier as EMEA VP

Image

24 Feb, 22

Press Release

by David Marsden

Codasip’s latest RISC-V embedded cores enable AI/ML edge customization 

Dave_Higham_Codasip_VP_Functional_Safety

02 Feb, 22

Press Release

by David Marsden

Codasip appoints Functional Safety VP

Codasip CEO Ron Black

02 Dec, 21

Press Release

by David Marsden

Codasip appoints Ron Black as CEO

IAR and Codasip

30 Nov, 21

Press Release

by David Marsden

IAR Systems and Codasip collaborate to enable low-power RISC-V based applications

Codasip and Imperas logos next to a chip

22 Nov, 21

Press Release

by David Marsden

Codasip adopts Imperas for RISC-V processor verification

Codasip and XtremeEDA logos

04 Nov, 21

Press Release

by David Marsden

Codasip expands ecosystem with XtremeEDA

Image

02 Nov, 21

Press Release

by David Marsden

Codasip appoints Brett Cline to drive company growth worldwide

Karel Masařík Codasip President and Founder member of RISC-V committee

28 Oct, 21

Press Release

by David Marsden

Codasip Founder Karel Masařík elected to RISC-V Technical Steering Committee

Codasip Studio diagram

26 Oct, 21

Press Release

by David Marsden

Codasip boosts Studio Processor Design tools with AXI Automation

Simon Bewick Codasip Director of UK Design Center

21 Sep, 21

Press Release

by David Marsden

Codasip Opens UK Design Center Led by Simon Bewick

Rupert Baines Codasip CMO Chief Marketing Officer

09 Sep, 21

Press Release

by David Marsden

Codasip Strengthens Senior Leadership: Rupert Baines Joins as Chief Marketing Officer

Artificial Intelligence with Codasip L30 RISC-V processor

10 Aug, 21

Press Release

by Roddy Urquhart

Mythic Licenses Codasip’s L30 RISC-V Core for Next-Generation AI Processor

22 Jun, 21

Press Release

by Roddy Urquhart

Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability

SEGGER and Codasip

22 Jun, 21

Press Release

by Roddy Urquhart

SEGGER and Codasip Announce Cooperation on RISC-V

Codasip FPGA for RISC-V processors

21 Apr, 21

Press Release

by Roddy Urquhart

Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores

13 Apr, 21

Press Release

by Roddy Urquhart

Codasip Releases a Major Upgrade of Its Studio Processor Design toolset with a Tutorial RISC-V Core

30 Mar, 21

Press Release

by Roddy Urquhart

Codasip to Offer Secure Boot Solutions with Veridify Tools

23 Mar, 21

Press Release

by Roddy Urquhart

Valtrix and Codasip Cooperate on Verification of RISC-V Systems

16 Mar, 21

Press Release

by Roddy Urquhart

Ron Black Joins Codasip as Executive Chairman

09 Mar, 21

Press Release

by Roddy Urquhart

Codasip Announces Commercial Add-Ons to SweRV Core® EH1

23 Feb, 21

Press Release

by Roddy Urquhart

TianyiHexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions

07 Dec, 20

Press Release

by Roddy Urquhart

Menta eFPGA and Codasip Announce Technology Partnership

04 Dec, 20

Press Release

by Roddy Urquhart

Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-core and SIMD Capability

03 Nov, 20

Press Release

by Roddy Urquhart

NeuLinker Licenses Codasip Bk5 and Studio for Powering Innovative AI and Blockchain Solutions

20 Oct, 20

Press Release

by Roddy Urquhart

Codasip Announces a New Design Center in France

08 Oct, 20

Press Release

by Jakub Svoboda

Codasip Studio and Codasip CodeSpace 8.4 available

05 Aug, 20

Press Release

by Roddy Urquhart

Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip’s RISC-V SweRV Core™ Support Package Pro

21 Jul, 20

Press Release

by Roddy Urquhart

Codasip Releases the First Linux-Capable RISC-V Core Bk7 Optimized for Domain-Specific Applications

21 Jul, 20

Press Release

by Roddy Urquhart

Codasip Releases the First Linux-Capable RISC-V Core Bk7 Optimized for Domain-Specific Applications

14 Jul, 20

Press Release

by Roddy Urquhart

VITEC Licenses Codasip Bk5 Core for Multi-purpose Use in Video Products

02 Jun, 20

Press Release

by Roddy Urquhart

Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores

23 Apr, 20

Press Release

by Roddy Urquhart

Codasip releases Support Package for Western Digital’s first RISC-V SweRV Core

24 Mar, 20

Press Release

by Jakub Svoboda

Codasip Studio and Codasip CodeSpace 8.3 available

18 Mar, 20

Press Release

by Roddy Urquhart

Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors


Subscribe to our newsletter

Fancy getting a complete summary of recent Codasip news right into your inbox? Provide your details, and we'll make sure the virtual postman stops by. You can expect our newsletter to arrive every two months.
* indicates required

Stay in the Know!

Media Contacts

Do you want to write an article about Codasip? Are you looking for the company description, logos, or images? Do you need to get in touch with our MarCom team? You've come to the right place.