Meet us at the RISC-V Summit in San Jose, CA, on December 13-14, 2022! 

Rambus Selects Codasip Studio for SDK Development of RISC-V Processor

November 14, 2017

Codasip Studio Enables Fully Automated Development of the Processor Software Design Kit While Saving Significant Time and Resources

Brno, Czech Republic – November 14th 2017 – Codasip, Ltd., the leader in RISC-V embedded processor IP cores, today announced that Rambus selected Codasip Studio for developing its next-generation RISC-V security products. Codasip Studio provides fully automated generation of the Software Design Kit (SDK) for RISC-V processors. Codasip Studio utilizes a high-level design flow based on a proprietary modeling language called CodAL that significantly reduces the amount of engineering time and resources required to create, verify, and validate SDKs for embedded processors.

“Security is the leading issue for IoT, automotive and other fast-growing markets, and it is critical for Rambus to deliver superior products to market in a timely fashion,” said Bret Sewell, SVP and general manager of the Rambus Security Division. “We selected Codasip Studio as a high-level design tool for SDK generation because it allows for fast design space exploration, and because of the high quality of results we are realizing in the automatically generated compiler toolchain.”

Rambus Security is a leading provider of IP cores, software and services, dedicated to delivering a secure foundation for a connected world. Their embedded security solutions are designed to address the worldwide threat to data integrity as more devices are connected to the cloud. Rambus foundational technologies protect nearly nine billion licensed products annually, providing secure access to data and creating an economy of digital trust between our customers and their customer base. Additional information is available at

Unmatched Automation and Efficiency

The high degree of automation provided by Codasip Studio makes it easy to make use of the power of embedded processor design techniques. Tasks that traditionally take weeks or months, tying up specialized and expensive resources, are highly automated and can be completed in days, significantly reducing both design time and cost.

Unified Development Model

Capabilities of the RISC-V embedded processor only need to be described once in the CodAL high-level language, and from this single description, everything needed to design, integrate, and program the embedded processor is automatically derived. This eliminates the need to express the same functionality in multiple task dependent formats, and traditional manual tasks.

In addition to its processor design capabilities, Codasip Studio includes powerful debugging and profiling – which makes even the most complex embedded processor designs easy to manage.

Key features of Codasip Studio include:

  • Powerful Eclipse-based IDE
  • Support for leading open source tools and standards
  • Algorithm to implementation design flow
  • Automatic generation of complete ASIP toolchain
  • Advanced profiling tools
  • End-to-end multiprocessor-aware debug
  • Multi-core SDK management

“Codasip enables companies like Rambus to meet the demanding time-to-market requirements for security products by providing the unique automation of our Studio toolset,” said Karel Masařík, co-founder and CEO of Codasip. “Having selected Codasip Studio for their security products, Rambus can eliminate the burden of internally developing and maintaining a software toolchain, and focus their software resources instead on bringing high-quality products to market.”

About Codasip

Codasip delivers leading-edge processor IP and high-level design tools that provide ASIC designers with all the advantages of an open standard such as the RISC-V ISA, along with the unique ability to automatically optimize the processor IP. As a founding member of the RISC-V foundation ( and long-term supplier of LLVM and GNU-based processor solutions, Codasip is committed to open standards for embedded processors. Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe, with representatives in Asia and Israel. More information on Codasip’s products and services is available at

Press Contact:
Chris Jones, VP of Marketing
Codasip Ltd.
(408) 857-3236


Related Posts

Check out the latest news, posts, papers, videos, and more!

How to reduce the risk when making the shift to RISC-V

November 17, 2022
By Lauranne Choquin

DAC 2022 – Is it too risky not to adopt RISC-V?

July 18, 2022
By Brett Cline

Processor design automation to drive innovation and foster differentiation

July 7, 2022
By Lauranne Choquin

Codasip and CAST collaboration ships first products to customers

June 6, 2016

AUSTIN, TEXAS — Design Automation Conference — June 6, 2016 — Codasip, a leading provider of Application Specific Instruction-set Processor (ASIP) IP and tools, and CAST, a semiconductor intellectual property (IP) provider, announced today that the first CAST products created using Codasip’s tools are now available to customers. Codasip™ Studio, a comprehensive ASIP development environment, is able to generate a complete software development kit (SDK) optimized for a specific processor. CAST has used Codasip Studio to rapidly develop an improved verification environment, virtual system prototype, and full programming environment for the 16-bit 80251 Micropro­cessor IP core.

„Our popular 80251 IP had a functional but aging SDK. Thanks to the collaboration with Codasip, we are now delivering a state-of-the-art LLVM/GNU based SDK that helps designers get every ounce of performance and energy savings out of this MCS-51 compatible microcontroller,“ said Nikos Zervas, CAST’s chief executive officer. „Excited by this success, we have already begun using Codasip technology for completely new products—both design IP and SDKs—and are eager to deliver additional optimized, competitively-superior processor solutions to our customers.“

Using Codasip Studio, companies build a high-level model of a processor, then automatically generate from it everything needed by hardware and software development teams. This model-based approach drastically reduces development time and reduces the need for compiler experts or other dedicated resources, all without sacrificing quality or performance.

„CAST was an early supporter of our ASIP Design Network (ADN), and we are very pleased to see the first products from the collaboration come to market.“ said Karel Masarik, Codasip’s chief executive officer. „Our unique technology allows customers to generate SDKs for existing processors or build new processors from scratch, and is used for our own Codix™ IP Cores. A model-based approach to processor design means new processors are generated with ease and can be rapidly customized to the exact needs of the customer.“

Through its ASIP Design Network Codasip encourages its partners to develop new and innovative technology built on top of Codasip’s IP and ASIP Tools. The network includes IP creators, software companies, and service providers. More information in the ADN is available at

About Codasip

Codasip delivers leading-edge technology that enables adoption of Application Specific Instruction-set Processors (ASIPs). ASIP’s utilize dedicated instructions/ar­chitecture to accelerate software and are at the heart of applications that require very high performance with low power. Codasip’s unique technology makes ASIP adoption as simple and easy as standard embedded processor cores. Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe. More information on Codasip’s products and services is available at

Codasip and Codix are trademarks of Codasip Ltd and are registered in the United States.

About CAST

CAST is a twenty-three-year-old developer, integrator, and aggregator of digital IP cores for ASICs and FPGAs. The company offers some of the best available choices for low-power, high-value IP, including 8051s and BA2× 32-bit Processors; video, image, and data compression; automotive networking; peripherals, interfaces, security, and subsystems needed for complete system on chip designs. Visit, or follow @castcores on Twitter.


Related Posts

Check out the latest news, posts, papers, videos, and more!

How to reduce the risk when making the shift to RISC-V

November 17, 2022
By Lauranne Choquin

Why and How to Customize a Processor

October 1, 2021
By Roddy Urquhart

What is needed to support an operating system?

October 15, 2020
By Roddy Urquhart