Meet us at the RISC-V Summit in San Jose, CA, on December 13-14, 2022! 

Rambus Selects Codasip Studio for SDK Development of RISC-V Processor


November 14, 2017

Codasip Studio Enables Fully Automated Development of the Processor Software Design Kit While Saving Significant Time and Resources

Brno, Czech Republic – November 14th 2017 – Codasip, Ltd., the leader in RISC-V embedded processor IP cores, today announced that Rambus selected Codasip Studio for developing its next-generation RISC-V security products. Codasip Studio provides fully automated generation of the Software Design Kit (SDK) for RISC-V processors. Codasip Studio utilizes a high-level design flow based on a proprietary modeling language called CodAL that significantly reduces the amount of engineering time and resources required to create, verify, and validate SDKs for embedded processors.

“Security is the leading issue for IoT, automotive and other fast-growing markets, and it is critical for Rambus to deliver superior products to market in a timely fashion,” said Bret Sewell, SVP and general manager of the Rambus Security Division. “We selected Codasip Studio as a high-level design tool for SDK generation because it allows for fast design space exploration, and because of the high quality of results we are realizing in the automatically generated compiler toolchain.”

Rambus Security is a leading provider of IP cores, software and services, dedicated to delivering a secure foundation for a connected world. Their embedded security solutions are designed to address the worldwide threat to data integrity as more devices are connected to the cloud. Rambus foundational technologies protect nearly nine billion licensed products annually, providing secure access to data and creating an economy of digital trust between our customers and their customer base. Additional information is available at rambus.com/security.

Unmatched Automation and Efficiency

The high degree of automation provided by Codasip Studio makes it easy to make use of the power of embedded processor design techniques. Tasks that traditionally take weeks or months, tying up specialized and expensive resources, are highly automated and can be completed in days, significantly reducing both design time and cost.

Unified Development Model

Capabilities of the RISC-V embedded processor only need to be described once in the CodAL high-level language, and from this single description, everything needed to design, integrate, and program the embedded processor is automatically derived. This eliminates the need to express the same functionality in multiple task dependent formats, and traditional manual tasks.

In addition to its processor design capabilities, Codasip Studio includes powerful debugging and profiling – which makes even the most complex embedded processor designs easy to manage.

Key features of Codasip Studio include:

  • Powerful Eclipse-based IDE
  • Support for leading open source tools and standards
  • Algorithm to implementation design flow
  • Automatic generation of complete ASIP toolchain
  • Advanced profiling tools
  • End-to-end multiprocessor-aware debug
  • Multi-core SDK management

“Codasip enables companies like Rambus to meet the demanding time-to-market requirements for security products by providing the unique automation of our Studio toolset,” said Karel Masařík, co-founder and CEO of Codasip. “Having selected Codasip Studio for their security products, Rambus can eliminate the burden of internally developing and maintaining a software toolchain, and focus their software resources instead on bringing high-quality products to market.”

About Codasip

Codasip delivers leading-edge processor IP and high-level design tools that provide ASIC designers with all the advantages of an open standard such as the RISC-V ISA, along with the unique ability to automatically optimize the processor IP. As a founding member of the RISC-V foundation (riscv.org) and long-term supplier of LLVM and GNU-based processor solutions, Codasip is committed to open standards for embedded processors. Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe, with representatives in Asia and Israel. More information on Codasip’s products and services is available at codasip.com.

Press Contact:
Chris Jones, VP of Marketing
Codasip Ltd.
jones@codasip.com
(408) 857-3236

Kava

Related Posts

Check out the latest news, posts, papers, videos, and more!

How to reduce the risk when making the shift to RISC-V

November 17, 2022
By Lauranne Choquin

DAC 2022 – Is it too risky not to adopt RISC-V?

July 18, 2022
By Brett Cline

Processor design automation to drive innovation and foster differentiation

July 7, 2022
By Lauranne Choquin

Codasip and SecureRF demonstrate RISC-V compliant Codix IP for secure IoT applications


June 7, 2016

AUSTIN, TEXAS — Design Automation Conference — June 6, 2016 — Codasip, a leading provider of Application Specific Instruction-set Processor (ASIP) IP, and SecureRF, a leading provider of security solutions for IoT devices, announced they will be demonstrating a RISC-V based processor that has been optimized to run IoT security applications at DAC (Austin, TX June 6–8, Booth #1113) and the RISC-V Workshop (Cambridge, MA July 12–13).

The solution is based on Codasip’s Codix-Bk core (RISC-V compliant) with extensions and optimizations to allow single cycle processing of key aspects of SecureRF’ security algorithms, without requiring changes to the existing software infrastructure. The optimized core is fully supported by a standards-based SDK including comprehensive debug, profiling, and emulation models.

“We are excited to be able to showcase the results of this collaboration with SecureRF.” said Karel Masarik, CEO Codasip. “Leveraging the unique strengths of our Codix IP, and the extensibility inherent in the RISC-V instruction-set architecture (ISA), allowed us, with very little effort, to extend RISC-V and deliver significant performance and power improvements. This is just the beginning of what we believe will be a rich collaboration to deliver secure RISC-V based IP for IoT Security.”

Security is critical for emerging IoT applications, and as more and more functions are integrated into devices the processing demands increase significantly. Leveraging an ASIP allows for significant improvements in processor performance without increasing complexity of the software or hardware platform, while at the same time drastically reducing the power requirements.

“Our collaboration with Codasip has enabled us to leverage ASIP technology to do in man-days what would otherwise take man-months or years.” said Louis Parks, CEO SecureRF. “We believe IoT security should not depend on the hardware platform you run on, as such we want to make our solution available to the largest audience possible. Codasip’s unique technology and support for the RISC-V standard means we get the best of both worlds – the power and performance we need, with an ISA supported by many companies and applications.”

Originally developed at University of California, Berkeley – RISC-V is an emerging standard for instruction set architecture (ISA) allowing a rich ecosystem to develop. The standard is now managed by the RISC-V Foundation, and is supported by many industry leading companies with Codasip as one of its founding members. The extensibility of the ISA and the ability to implement the underlying micro-architecture independently from the ISA, make it an exciting standard for new IoT products, and for ASIP technology. The demonstration utilizes the MicroSemi SmartFusion2 platform.

About Codasip

Codasip delivers leading-edge technology that enables adoption of Application Specific Instruction-set Processors (ASIPs). ASIP’s utilize dedicated instructions/ar­chitecture to accelerate software and are at the heart of applications that require very high performance with low power. Codasip’s unique technology makes ASIP adoption as simple and easy as standard embedded processor cores. Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe. More information on Codasip’s products and services is available at codasip.com.

Codasip and Codix are trademarks of Codasip Ltd and are registered in the United States.

About SecureRF

SecureRF Corporation – Securing the Internet of Things® – provides security solutions for passive, battery‐assisted, and active tags, wireless sensors, and embedded platforms including FPGAs, Microcontrollers, and ASICs based on a breakthrough in Public‐Key Cryptography that is computationally efficient, yet highly secure. Applications include non‐traditional payment systems, high‐value supply chain management, cold chain management, and anti‐counterfeiting applications in the pharmaceutical, consumer, defense, and homeland security sectors. Under the Veridify® banner, the company delivers a comprehensive cloud‐based IoT solution for quickly and easily giving devices and products a secure place in the Internet of Things. For more information on securing the Internet of Things, please contact info@SecureRF.com. More information about SecureRF can be found at www.SecureRF.com.

SecureRF’s insights on security can be found on its blog at www.SecureRF.com/blog.

SecureRF, Veridify and Securing the Internet of Things are trademarks, service marks or registered trademarks of SecureRF Corporation.

Kava

Related Posts

Check out the latest news, posts, papers, videos, and more!

How to reduce the risk when making the shift to RISC-V

November 17, 2022
By Lauranne Choquin

DAC 2022 – Is it too risky not to adopt RISC-V?

July 18, 2022
By Brett Cline

Processor design automation to drive innovation and foster differentiation

July 7, 2022
By Lauranne Choquin