

### OUR PORTFOLIO & YOUR BENEFITS

All our processors are fully verified and ready for instant deployment, or to be used as a quick-start base for customization with Cudasip Studio.

If you are looking for an off-the-shelf RISC-V core, we offer a range of microarchitectural implementations of the RISC-V standard for virtually any application requirements. For the embedded domain, we provide processors with focus on two different primary needs: small and efficient **Low Power Embedded** cores, and more powerful **High Performance Embedded** cores. In addition to these, we have the most advanced **Application** cores able to run Linux.

Each of the domains includes multiple series based on microarchitecture complexity.



Cudasip RISC-V portfolio

### THE POWER OF RISC-V

The cornerstone of our processor family is the **RISC-V** ISA (instruction set architecture). It is an *open, independent, royalty-free architecture* that protects your investment in system software, thus minimizing risk.

#### Longevity

Established and supported by big industry players, RISC-V provides a *strong, reliable, and growing ecosystem* that is not dependent on a single vendor, meaning that you will not have to face incompatibilities and related redesign costs in the future. Traditional closed architectures now have a proven, credible alternative.

#### Innovation

RISC-V is modular and flexible. It includes *base instructions* that are always present, and a variety of *standard extensions* that you can choose from based on your specific needs. On top of that, RISC-V allows you to create *custom instructions* to achieve your performance, power or area goals and make your design truly unique.

### COMPLETE SOFTWARE ECOSYSTEM

Cudasip cores are supplied with **Cudasip CodeSpace™**, an industry-leading development platform for developing software to run on the designed processor. The IDE is based on the open Eclipse framework. It outperforms community alternatives across a wide range of benchmarks as we have added proprietary optimizations to its LLVM back-end.

Cudasip CodeSpace includes a code editor, compiler, profiler, and debugger. You will get a *1-year license for free* with any of our off-the-shelf RISC-V cores.

#### Standard Buses


We provide native AMBA interface support for each processor. You can configure and customize the AHB-Lite or AXI-Lite interfaces, thus preserving your investments made in industry-standard peripheral IP blocks without taking the latency penalty that comes with using bus bridges.

### EASY CUSTOMIZATION WITH CODASIP STUDIO

All Cudasip processors can be either instantly deployed, or customized using Cudasip Studio, our unique EDA toolset.

With Cudasip Studio, you can easily add standard RISC-V extensions, or innovate by creating your own custom instructions and changing microarchitectural features. Cudasip Studio is highly automated and makes the task fast and easy, so you can get own unique domain-specific processor with the optimal ratio of power, performance, and area.

Cudasip Studio enables you to verify your modified core and automatically generates a complete customized HDK and SDK, achieving in days what would otherwise take weeks.



Cudasip Studio flow

### THE SERIES

We offer the following pre-verified and immediately available configurations:

All cores	Low Power Embedded	High Performance Embedded	Application
<ul style="list-style-type: none"> <li>✓ Standard RISC-V debug</li> <li>✓ JTAG (4pin/2pin)</li> <li>✓ Compressed instructions</li> <li>✓ AMBA buses</li> </ul>	<ul style="list-style-type: none"> <li>✓ 32-bit</li> <li>✓ Up to 128 interrupts</li> </ul>	<ul style="list-style-type: none"> <li>✓ 64-bit</li> <li>✓ 32-bit with performance-boosting features</li> <li>✓ Up to 256 interrupts</li> </ul>	<ul style="list-style-type: none"> <li>✓ 64-bit</li> <li>✓ Floating point unit</li> <li>✓ Linux support:               <ul style="list-style-type: none"> <li>• RV64GC ISA</li> <li>• Atomic instructions</li> <li>• Memory management unit</li> <li>• Supervisor privilege mode</li> </ul> </li> <li>✓ <b>Multicore options</b></li> </ul>
<b>7 series</b> <ul style="list-style-type: none"> <li>✓ 7-9-stage pipeline</li> <li>✓ IMC instruction set</li> <li>✓ 32 registers</li> <li>✓ Branch predictor</li> <li>✓ Parallel multiplier</li> </ul>			Codasip <b>A70X™</b> Codasip <b>A70XP™</b> Codasip <b>A70X-MP™</b> Codasip <b>A70XP-MP™</b>
<b>5 series</b> <ul style="list-style-type: none"> <li>✓ 5-stage pipeline</li> <li>✓ IMC instruction set</li> <li>✓ 32 registers</li> <li>✓ Branch predictor</li> <li>✓ Parallel multiplier</li> </ul>	Codasip <b>L50™</b> Codasip <b>L50F™</b>	Codasip <b>H50X™</b> Codasip <b>H50XF™</b>	
<b>3 series</b> <ul style="list-style-type: none"> <li>✓ 3-4-stage pipeline</li> <li>✓ IMC instruction set</li> <li>✓ 32 registers</li> <li>✓ Parallel multiplier</li> </ul>	Codasip <b>L30™</b> Codasip <b>L30F™</b>		
<b>1 series</b> <ul style="list-style-type: none"> <li>✓ 3-stage pipeline</li> <li>✓ EMC instruction set</li> <li>✓ 16 registers</li> <li>✓ Sequential multiplier</li> </ul>	Codasip <b>L10™</b>		

**Notes**

**X** = 64-bit, **F** = Floating Point Unit, **P** = RISC-V P Packed SIMD Extension, **MP** = Multiprocessing

#### Deliverables

- SDK**
  - ✓ Compilation toolchain (LLVM)
  - ✓ C/C++ libraries
  - ✓ Simulators (instruction and cycle accurate)
- HDK**
  - ✓ RTL
  - ✓ RTL simulation testbenches and run scripts
  - ✓ Synthesis scripts and constraints
  - ✓ Debugging tools (OpenOCD, LLDB)
  - ✓ Set of example applications
  - ✓ Benchmarks (Coremark, Dhrystone)
- Applications** with source files, makefiles/Eclipse projects, and pre-compiled binaries:
  - ✓ Set of example applications
  - ✓ Benchmarks (Coremark, Dhrystone)
- Docs**
  - ✓ Datasheet
  - ✓ Manuals (Package, SDK...)
  - ✓ Specifications (ISA, Privilege, Debug...)

#### Optional Memory Features

- Memory protection** Standard RISC-V PMP with up to 16 regions
- Cache memory (instruction and data)**
  - ✓ Custom cache size
  - ✓ Custom line size
  - ✓ Custom number of cache ways
- Tightly coupled memory (instruction and data)** Customizable, each up to 2 MB