L

L730

Codasip

Product brief



Benefits

Flexible design


- RISC-V RV32 compliant core achieves a very competitive performance/power balance in a wide range of real time embedded applications, including automotive.
- Highly configurable, with support for Safety Mechanisms such as Data redundancy (ECC), parity on AXI interface and Dual Core Lock Step. Advanced security features are available: RISC-V Scalar Crypto Extension and the unique CHERI Technology.
- With Bounded Customization, this core provides an excellent base for risk-free custom instruction extension to further improve use-case applications' PPA.

→ Overview

The Codasip L730 is a 32-bit RISC-V embedded processor, built from the ground up with a focus on safety and security. It delivers benefits into all segments, especially automotive.

The core is highly configurable, allowing different performance points in the real time embedded space, including local memories for low-latency access, an integrated Core Local Interrupt Controller (CLIC), configurable branch prediction and support for single and double precision floating point instructions.

The L730's PPA can be further improved for specific applications using Codasip's Bounded Customization technology, enabling risk-free custom instruction extension.





Specifications

Architecture

- 32-bit, in-order, dual-issue,
 9-stage pipeline RISC V
 architecture
- Compliant with RISC-V RV32IMAFDCZcb

Memory protection

- Physical memory attributes configurable with up to 32 regions
- Optional Physical Memory Protection
- Optional CHERI Technology

Interrupts

- Integrated Core Local Interrupt Controller (CLIC). Configurable 16-512 interrupts with 0-255 priority levels
- Supports vector table for direct ISR addressing
- Supports preemption and nested Interrupts

Interfaces

- 64 bits AXI5-Lite Memory Manager Interface
- 64 bits AXI5-Lite Core
 Subordinate Interface for
 Tightly Coupled memories
 (TCM) and RAS Error Record
 Register Interface (RERI)
 access

Low power support

- Block-level clock-gating in single-core configuration
- Architectural Defined Sleep and Power-Down Modes

Debug

- Debug Memory Interface (DMI) as an APB interface that can be used to interface with external debuggers¹
- Optional 32 bits AXI4-Lite Manager System Bus
- RISC-V E-trace Interface (Instruction Trace and Data Trace)

Nominal configuration options:

- Optional F and D Extensions to increase computation capability
- Configurable Branch Predictor to tune singlethread performance: Branch Target Buffer (BTB), Branch History Table (BHT) and Return Address Stack(RAS)
- Optional and configurable Tightly Coupled Data and Instruction Memories (TCM)
- Optional and configurable L1 Data and Instruction Caches

Optional safety mechanisms

- ECC (SEC-DED²) on Cache and TCM RAMs
- Parity on Branch Prediction RAMs
- · Parity on AXI Interfaces
- Dual Core Lock Step (DCLS)

Optional security mechanisms

- CHERI Memory protection
- Scalar Crypto Extension (SCE)

Bounded customization support:

 L730 can be used as tapeout quality baseline, in combination with Codasip Studio, to support Custom Bounded Instructions (CBI)

HW development process

 Developed in compliance with ISO 26262 (ASIL D) and ISO/SAE 21434 standards ¹JTAG-APB bridge IP included ² Single-Error Correction, Dual-Error Detection