Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
Press Release by Roddy Urquhart, March 18, 2020.
Munich, Germany – 17th March 2020 – Codasip GmbH, the leading supplier of configurable RISC-V® embedded processor IP, announced today that it has received a Horizon 2020 award from the European Union. The award entitled RISC-V Digital Architecture for the Next Generation of Connected Era is aimed at developing processor cores for the rapidly growing market for integrated circuits for Internet of Things (IoT), connected cars, drones, and artificial intelligence.
European Union Horizon 2020 is the biggest Research and Development programme to date aimed at improving the competitiveness and leadership of the European industry & science. Codasip’s award aims at strengthening the European position in low-power microcontrollers, Internet of Things, and computation for emerging smart applications. The award will enable Codasip to accelerate extending its processor product line from lower to medium-complexity embedded applications and more complex ones involving multicore and high-performance computing.
“We are honored to have been chosen for the Horizon 2020 award and recognized as providing a strategic technology in Europe,” stated Karel Masařík, CEO Codasip GmbH. “We look forward to accelerating the development of the most advanced RISC-V cores.”
Codasip is a leading supplier of configurable RISC-V® embedded processor IP. Codasip provides a portfolio of various RISC-V implementations along with a suite of processor-developing tools to allow for rapid core customization. The company will also contribute to working groups on verification platforms and open cores. Codasip has based its processor development on describing instruction sets and microarchitecture in its high-level CodAL language and Codasip Studio product. Studio enables the automatic generation of RTL, software development tools, simulation models, and UVM descriptions from a CodAL description of the core.
RISC-V is an open, modular, extensible instruction set architecture (ISA) that can be applied to a wide range of applications, from simple embedded applications such as tags to high-performance computing. Codasip was a founding member of the RISC-V Foundation and launched its first RISC-V processor core in 2015.
This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 881172.
What's New in Codasip

06/28/22
Blog
by Roddy Urquhart
Embedded World 2022 – the RISC-V genie is out of the bottle

06/22/22
Press Release
by David Marsden
Codasip adds Veridify secure boot to RISC-V processors

06/21/22
Codasip Studio
by David Marsden
Codasip Studio Mac extends potential to design for differentiation with RISC-V

06/21/22
Press Release
by David Marsden
Codasip L31 customizable RISC-V core is an Embedded World Best in Show

06/14/22
Press Release
by David Marsden
Codasip appoints Mike Eftimakis as VP of Strategy and Ecosystem

05/23/22
Blog
by Keith Graham
Single unified toolchain empowering processor research

05/16/22
Blog
by Rupert Baines
Design for differentiation: architecture licenses in RISC‑V

05/10/22
Press Release
by David Marsden
Codasip appoints SH Lee to deliver RISC-V innovations to Korean OEMs

05/05/22
Blog
by Jamie Broome
Building the highway to automotive innovation

05/03/22
Press Release
by David Marsden
Codasip adopts Siemens’ OneSpin tools for formal verification

05/02/22
Blog
by Keith Graham
Processor architecture optimization is not a barrier for university researchers

04/29/22
Blog
by Philippe Luc
Building a Swiss cheese model approach for processor verification