Skip to content
Solutions
CHERI security
Functional safety
Technologies
RISC-V processors
High-performance embedded cores
Application cores
Automotive cores
Codasip Studio
CodAL
Codasip Prime
Resources
Blog
Press releases
Papers & case studies
Events
Videos
Glossary
Company
Contact
Careers
About us
Management
EU support
Solutions
CHERI security
Functional safety
Technologies
RISC-V processors
High-performance embedded cores
Application cores
Automotive cores
Codasip Studio
CodAL
Codasip Prime
Resources
Blog
Press releases
Papers & case studies
Events
Videos
Glossary
Company
Contact
Careers
About us
Management
EU support
Search
Helpdesk
Resources
Glossary
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
ALL
A
Application core
Application specific processor
Architectural innovation
Architecture exploration
Architecture license
Artificial intelligence – AI
ASIP
C
CodAL
CodeSpace
Common Vulnerabilities and Exposures
Connected devices
Core
CPU
Custom Compute
Custom instructions
D
Domain specific accelerator
Domain specific processor
Dual-core lockstep
E
EDA
Embedded core
F
Fine-grained memory protection
FPGA
H
Hardware description language
HDK
Heterogeneous compute
I
IDE
IoT devices
ISA
M
Machine Learning – ML
Memory protection
Memory safety
Microarchitecture
Multiprocessing
N
Networking
Neural Network
O
Open Hardware Group
Open source
Open standard
Over-the-air software updates
P
Power Performance Area – PPA
Processor configuration
Processor customization
Processor design automation
R
RISC-V
RISC-V architecture
RISC-V extensions
RISC-V processors
RTL
S
SDK
Secure by design
Security features
Smart devices
SoC
U
UVM
V
Verification
W
Wearables
