Skip to content
Products
RISC-V processors
Low-power embedded cores
High-performance embedded cores
Application cores
Certified cores
Codasip Studio
CodAL
Solutions
Processor customization
Architectural exploration
Architecture licenses
Safety and security
CHERI security
Functional safety
Partners
Codasip Labs
University program
Resources
Blog
Press releases
Papers & case studies
Events
Videos
Glossary
Company
About us
Management
Careers
EU support
Contact
Menu
Products
RISC-V processors
Low-power embedded cores
High-performance embedded cores
Application cores
Certified cores
Codasip Studio
CodAL
Solutions
Processor customization
Architectural exploration
Architecture licenses
Safety and security
CHERI security
Functional safety
Partners
Codasip Labs
University program
Resources
Blog
Press releases
Papers & case studies
Events
Videos
Glossary
Company
About us
Management
Careers
EU support
Contact
Search
Helpdesk
ENG
日本語 JPN
简体中文 CHN
Resources
Glossary
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
ALL
A
Application core
Application specific processor
Architectural innovation
Architecture exploration
Architecture license
Artificial intelligence – AI
ASIP
C
CodAL
CodeSpace
Common Vulnerabilities and Exposures
Connected devices
Core
CPU
Custom Compute
Custom instructions
D
Domain specific accelerator
Domain specific processor
Dual-core lockstep
E
EDA
Embedded core
F
Fine-grained memory protection
FPGA
H
Hardware description language
HDK
Heterogeneous compute
I
IDE
IoT devices
ISA
M
Machine Learning – ML
Memory protection
Memory safety
Microarchitecture
Multiprocessing
N
Networking
Neural Network
O
Open Hardware Group
Open source
Open standard
Over-the-air software updates
P
Power Performance Area – PPA
Processor configuration
Processor customization
Processor design automation
R
RISC-V
RISC-V architecture
RISC-V extensions
RISC-V processors
RTL
S
SDK
Secure by design
Security features
Smart devices
SoC
U
UVM
V
Verification
W
Wearables
