SEGGER and Codasip announce that SEGGER’s J-Link debug probes and its Embedded Studio IDE fully support Codasip’s RISC-V processors, right out-of-the-box.
SEGGER’s J-Link debug probe supports RISC-V debug on Codasip’s processor cores. Furthermore, J-Link, using the Open Flashloader concept, allows programming of flash memories connected to devices using Codasip RISC-V cores, while Embedded Studio’s Linker and Runtime Libraries are perfect for minimizing code size.
“Having SEGGER’s J-Link and Embedded Studio fully support our RISC-V cores represents excellent added value for our ecosystem,” says Roddy Urquhart, Sr. Marketing Director at Codasip.
“As a member of the RISC-V foundation, we are excited to further contribute to the ecosystem by supporting Codasip,” says Ivo Geilenbruegge, Managing Director of SEGGER. “SEGGER is highly engaged in the RISC-V market and started offering software libraries and tools early on. We are excited to continue our collaboration with Codasip.”
Codasip's family of 32-bit embedded processors (names beginning with "L") and 64-bit embedded processors (names beginning with "H") are based on the RISC-V Instruction Set Architecture (ISA) and can be customized to meet domain-specific requirements.
Check out our latest press releases!
Press Releases
Codasip Opens UK Design Center Led by Simon Bewick
Press Releases
Codasip Strengthens Senior Leadership: Rupert Baines Joins as Chief Marketing Officer
Press Releases
Mythic Licenses Codasip’s L30 RISC-V Core for Next-Generation AI Processor
Press Releases
Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability
Press Releases
SEGGER and Codasip Announce Cooperation on RISC-V
Press Releases
Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
Press Releases
Codasip Releases a Major Upgrade of Its Studio Processor Design toolset with a Tutorial RISC-V Core
Press Releases
Codasip to Offer Secure Boot Solutions with Veridify Tools
Press Releases
Valtrix and Codasip Cooperate on Verification of RISC-V Systems
Press Releases
Ron Black Joins Codasip as Executive Chairman
Press Releases
Codasip Announces Commercial Add-Ons to SweRV Core® EH1
Press Releases
TianyiHexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions
Press Releases
Menta eFPGA and Codasip Announce Technology Partnership
Press Releases
Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-core and SIMD Capability
Press Releases
NeuLinker Licenses Codasip Bk5 and Studio for Powering Innovative AI and Blockchain Solutions
Press Releases
Codasip Announces a New Design Center in France
Press Releases
Codasip Studio and Codasip CodeSpace 8.4 available
Press Releases
Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip’s RISC-V SweRV Core™ Support Package Pro
Press Releases
Codasip Releases the First Linux-Capable RISC-V Core Bk7 Optimized for Domain-Specific Applications
Press Releases
VITEC Licenses Codasip Bk5 Core for Multi-purpose Use in Video Products
Press Releases
Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores
Press Releases
Codasip releases Support Package for Western Digital’s first RISC-V SweRV Core
Press Releases
Codasip Studio and Codasip CodeSpace 8.3 available
Press Releases
Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
