Codasip, the leading supplier of processor design solutions and RISC-V processor IP, announces two new FPGA Evaluation Platforms for accelerated evaluation of Codasip RISC-V IP. The Platforms are designed to target Digilent boards based on Xilinx Artix-7 and Kintex-7 FPGAs.
The Codasip Evaluation Platforms contain the selected RISC-V processor IP core with a subsystem containing peripherals and AMBA interconnect. A testbench layer includes a clock generator and block RAMs for internal memories, and can use some of the FPGA peripherals such as flash memory. Additionally, customers will receive a Vivado project and bitmap files for their target FPGA board. The platforms include an SDK, the CodeSpace IDE, software examples, and a Get Started Guide and documentation on how to use the peripherals.
“The new platforms will greatly simplify evaluation of Codasip Embedded and Application cores using Xilinx FPGAs, allowing customers to get started in a matter of minutes”, says Dr Zdeněk Přikryl, CTO Codasip. “We aim to provide a comfortable evaluation experience over the range from simple embedded cores to multi-core application processor systems.”
The Codasip Embedded Processor Evaluation Platform based on AHB is suitable for low power and high performance embedded cores such as the Codasip L30, L50, H50 and H50X. It can be used for evaluating systems with either bare metal software or RTOS (e.g. FreeRTOS). The bitmap files target the cost effective Digilent Nexys A7.
Codasip FPGA Evaluation Platform for Embedded Cores. Source Codasip.
Check out our latest press releases!
Press Releases
Codasip Opens UK Design Center Led by Simon Bewick
Press Releases
Codasip Strengthens Senior Leadership: Rupert Baines Joins as Chief Marketing Officer
Press Releases
Mythic Licenses Codasip’s L30 RISC-V Core for Next-Generation AI Processor
Press Releases
Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability
Press Releases
SEGGER and Codasip Announce Cooperation on RISC-V
Press Releases
Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
Press Releases
Codasip Releases a Major Upgrade of Its Studio Processor Design toolset with a Tutorial RISC-V Core
Press Releases
Codasip to Offer Secure Boot Solutions with Veridify Tools
Press Releases
Valtrix and Codasip Cooperate on Verification of RISC-V Systems
Press Releases
Ron Black Joins Codasip as Executive Chairman
Press Releases
Codasip Announces Commercial Add-Ons to SweRV Core® EH1
Press Releases
TianyiHexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions
Press Releases
Menta eFPGA and Codasip Announce Technology Partnership
Press Releases
Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-core and SIMD Capability
Press Releases
NeuLinker Licenses Codasip Bk5 and Studio for Powering Innovative AI and Blockchain Solutions
Press Releases
Codasip Announces a New Design Center in France
Press Releases
Codasip Studio and Codasip CodeSpace 8.4 available
Press Releases
Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip’s RISC-V SweRV Core™ Support Package Pro
Press Releases
Codasip Releases the First Linux-Capable RISC-V Core Bk7 Optimized for Domain-Specific Applications
Press Releases
VITEC Licenses Codasip Bk5 Core for Multi-purpose Use in Video Products
Press Releases
Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores
Press Releases
Codasip releases Support Package for Western Digital’s first RISC-V SweRV Core
Press Releases
Codasip Studio and Codasip CodeSpace 8.3 available
Press Releases
Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
