Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores

Image
Featured image by Codasip. Post published in 
Press Releases
.
Press Release
Munich, Germany
April 21, 2021

Codasip, the leading supplier of processor design solutions and RISC-V processor IP, announces two new FPGA Evaluation Platforms for accelerated evaluation of Codasip RISC-V IP. The Platforms are designed to target Digilent boards based on Xilinx Artix-7 and Kintex-7 FPGAs.

The Codasip Evaluation Platforms contain the selected RISC-V processor IP core with a subsystem containing peripherals and AMBA interconnect. A testbench layer includes a clock generator and block RAMs for internal memories, and can use some of the FPGA peripherals such as flash memory. Additionally, customers will receive a Vivado project and bitmap files for their target FPGA board. The platforms include an SDK, the CodeSpace IDE, software examples, and a Get Started Guide and documentation on how to use the peripherals.

“The new platforms will greatly simplify evaluation of Codasip Embedded and Application cores using Xilinx FPGAs, allowing customers to get started in a matter of minutes”, says Dr Zdeněk Přikryl, CTO Codasip. “We aim to provide a comfortable evaluation experience over the range from simple embedded cores to multi-core application processor systems.”

The Codasip Embedded Processor Evaluation Platform based on AHB is suitable for low power and high performance embedded cores such as the Codasip L30, L50, H50 and H50X. It can be used for evaluating systems with either bare metal software or RTOS (e.g. FreeRTOS). The bitmap files target the cost effective Digilent Nexys A7.

Image

Codasip FPGA Evaluation Platform for Embedded Cores. Source Codasip.

The Application Processor Evaluation Platform, using either AHB or AXI, aims to support single- or multi-core systems using application processors such as the A70X. The platform comes with flash images for embedded Linux and documentation to explain compilation of Linux and user applications. For a simple single-core A70X, the Digilent Nexys A7 can be targeted. For multi-core systems, the more complex Digilent Nexys Video (MP1 or MP2) and Digilent Genesys 2 (MP4) boards are required.
Image
Codasip FPGA Evaluation Platform for Application Cores. Source Codasip.
Image
Roddy Urquhart
Sr. Marketing Director
Codasip Group
Media Contacts
Check out our latest press releases!
Sep / 2021
Press Releases

Codasip Opens UK Design Center Led by Simon Bewick

Image
Sep / 2021
Press Releases

Codasip Strengthens Senior Leadership: Rupert Baines Joins as Chief Marketing Officer

Image
Aug / 2021
Press Releases

Mythic Licenses Codasip’s L30 RISC-V Core for Next-Generation AI Processor

Image
Jun / 2021
Press Releases

Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability

Image
Jun / 2021
Press Releases

SEGGER and Codasip Announce Cooperation on RISC-V

Image
Apr / 2021
Press Releases

Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores

Image
Apr / 2021
Press Releases

Codasip Releases a Major Upgrade of Its Studio Processor Design toolset with a Tutorial RISC-V Core

Mar / 2021
Press Releases

Codasip to Offer Secure Boot Solutions with Veridify Tools

Mar / 2021
Press Releases

Valtrix and Codasip Cooperate on Verification of RISC-V Systems

Mar / 2021
Press Releases

Ron Black Joins Codasip as Executive Chairman

Mar / 2021
Press Releases

Codasip Announces Commercial Add-Ons to SweRV Core® EH1

Feb / 2021
Press Releases

TianyiHexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions

Dec / 2020
Press Releases

Menta eFPGA and Codasip Announce Technology Partnership

Dec / 2020
Press Releases

Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-core and SIMD Capability

Nov / 2020
Press Releases

NeuLinker Licenses Codasip Bk5 and Studio for Powering Innovative AI and Blockchain Solutions

Oct / 2020
Press Releases

Codasip Announces a New Design Center in France

Oct / 2020
Press Releases

Codasip Studio and Codasip CodeSpace 8.4 available

Aug / 2020
Press Releases

Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip’s RISC-V SweRV Core™ Support Package Pro

Jul / 2020
Press Releases

Codasip Releases the First Linux-Capable RISC-V Core Bk7 Optimized for Domain-Specific Applications

Jul / 2020
Press Releases

VITEC Licenses Codasip Bk5 Core for Multi-purpose Use in Video Products

Jun / 2020
Press Releases

Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores

Apr / 2020
Press Releases

Codasip releases Support Package for Western Digital’s first RISC-V SweRV Core

Mar / 2020
Press Releases

Codasip Studio and Codasip CodeSpace 8.3 available

Mar / 2020
Press Releases

Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors