Paper

Microsemi – Case study

Optimizing RISC-V instructions for L30 core

Whitepaper Cover - Microsemi – Case study

Microsemi, now part of Microchip, was developing an audio processing unit for the IoT. They were interested in replacing an off-the-shelf core and wanted to evaluate the flexibility of RISC-V for their processing needs. Using Codasip Studio, our automated customization toolset, and the lightweight Codasip L30 processor core as a starting point, they profiled their echo cancellation software and then compared different ISA scenarios including custom instructions.

Other papers & case studies

23 Jul 2024papers

CHERI is not just a hardware extension – Poster

23 Jul 2024papers

Commercializing CHERI on a Codasip A730 RISC-V application core – Poster

23 Jul 2024papers

Let’s make a standard for CHERI-RISC-V – Poster

23 Jul 2024papers

Optimizing neural network classification on resource constrained processors through customization – Poster

09 Feb 2024papers

3 months to accelerate AI on a RISC-V core

14 Aug 2023papers

Re-targetable C/C++ LLVM compiler for RISC-V – Poster

31 Jul 2023papers

Effortless DSP extensions design for embedded RISC-V CPUs – Poster

19 Jul 2023papers

FIR and Median Filter accelerators in CodAL – Technical paper

27 Jun 2023papers

Compact CORDIC accelerator implementation for embedded RISC-V core – Poster

27 Jun 2023papers

RISC-V as an enabler of heterogeneous compute – Poster