login | registration

Solving your on-chip processing challenges Navigation
  • Solutions
    • Codasip Studio
    • Codasip RISC-V Processors
    • Codasip SweRV Core Support Package
  • News & Docs
    • Blog
    • Press Releases
    • Whitepapers
  • Company
    • About us
    • Customers
    • Partners
    • Career
  • Support
  • Contact
  • EN
    • DE
    • CN
    • FR
  • Search
  • Solutions
    • Codasip Studio
    • Codasip RISC-V Processors
    • Codasip SweRV Core Support Package
  • News & Docs
    • Blog
    • Press Releases
    • Whitepapers
  • Company
    • About us
    • Customers
    • Partners
    • Career
  • Support
  • Contact
  • EN
    • DE
    • CN
    • FR
  • Search

Tag Archive

Below you'll find a list of all posts that have been tagged as “2020”

Does ISA ownership matter? A Tale of Three ISAs

December 22, 2020 Blog, News & Docs

An instruction set architecture (ISA) is crucial to the development of processors and their software ecosystems. Does ISA ownership matter? Let’s consider three proprietary ISAs and their history to find out.

2020licenseOpen ISAOpen source

Menta eFPGA and Codasip Announce Technology Partnership

December 7, 2020 News & Docs, Press Releases

Codasip announces a partnership with Menta S.A.S, a premier supplier of embedded FPGA solutions, enabling joint customers to modify processors in SoC after already manufactured. This will be possible by extending an existing processor with custom instructions in Codasip Studio and implementing these changes on Menta’s co-extended eFPGA cores.

2020IndustryPartners

Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-core and SIMD Capability

December 4, 2020 News & Docs, Press Releases

Codasip announces three new 64-bit RISC-V application processor cores that support RISC-V P extensions and enable the creation of symmetric multi-processor (SMP) systems.

2020companyprocessor coreproductRISC-V

Open Source vs Commercial RISC-V Licensing Models

November 26, 2020 Blog, News & Docs

Everybody is familiar with commercial licensing from traditional processor IP vendors. In discussing RISC-V, there is widespread confusion of terminology with RISC-V often being described as “open source”, often understood as “free”. But what is reality?

2020licenseOpen ISAOpen sourceSystem design

When Considering Processor PPA, Don’t Forget the Instruction Memory

November 12, 2020 Blog, News & Docs

The area of any part of a design contributes both to the silicon cost and to the power consumption, but a simplistic following of the “A” in a processor IP vendor’s PPA numbers can be misleading. What do you need to know?

2020DSPmemoryPPASystem design

NeuLinker Licenses Codasip Bk5 and Studio for Powering Innovative AI and Blockchain Solutions

November 3, 2020 News & Docs, Press Releases

Codasip announces that NeuLinker, a high-profile Beijing-based company focused on cutting-edge custom computing technologies, has selected Codasip’s Bk5 RISC-V-based core and the Codasip Studio customization toolset for their AI and security-powering solutions.

2020BkCustomer SuccessIndustryPartnersRISC-V

Codasip Announces a New Design Center in France

October 20, 2020 News & Docs, Press Releases

Codasip announces opening a new strategic design center in France, which is going to play an important role in the company’s innovation and development plans.

2020companyFranceofficeteam

What is needed to support an operating system?

October 15, 2020 Blog, News & Docs

For each embedded product, software developers need to consider whether they need an operating system; and if so, what type of an OS. Operating systems vary considerably and the choice of one for your processor core has important implications. Let us explore them.

2020ASIPDSPIPLinuxmodeOperating systemRISC-VRTOSSystem design

Creating Domain-Specific Processors Using Custom RISC-V ISA Instructions

September 23, 2020 News & Docs, Whitepapers

The RISC-V ISA is designed in a modular way, meaning that the ISA has several groups of instructions (ISA extensions) that can be enabled or disabled as needed. This allows implementing precisely the instruction groups that the domain needs, without having to pay for area or power that will not be used.

2020Codasip StudioExtensionsOpen ISARISC-Vtutorial

What is processor core complexity?

September 10, 2020 Blog, News & Docs

Looking at any processor IP, you will find that their vendors emphasise PPA (performance, power & area) numbers. In theory, they should provide a level playing field for comparing different processor IP cores, but in reality, the situation is more complex. Let us consider performance.

2020ASIPDSPIPRISC-VSystem design
  • Page 1 of 2
  • 1
  • 2
  • →
  • Solutions
  • News & Docs
  • Company
  • Support
  • Contact
  • EN
© 2014– Codasip Group. All rights reserved. Privacy Policy

We are using cookies to give you the best experience on our website.

You can find out more about which cookies we are using or switch them off in settings.

Powered by  GDPR Cookie Compliance
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.

Privacy Policy
Impressum

Strictly Necessary Cookies

Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings.

If you disable this cookie, we will not be able to save your preferences. This means that every time you visit this website you will need to enable or disable cookies again.

3rd Party Cookies

This website uses Google Analytics and Leadfeeder to collect anonymous information such as the number of visitors to the site, and the most popular pages.

Keeping this cookie enabled helps us to improve our website.

Please enable Strictly Necessary Cookies first so that we can save your preferences!