RISC-V In Space
Back to Events Listings
Meet us at the RISC-V in Space workshop on 14 December, 2022, at the Erasmus Auditorium at European Space Research and Technology Centre (ESTEC) in Noordwijk, Netherlands.
Mike Eftimakis, our VP of Strategy and Ecosystem, is doing a presentation jointly with Menta on RISC-V processor customization.
When: Wednesday 14th December, 2022
Where: Erasmus Auditorium at ESTEC – ESA, Noordwijk, Netherlands
Presentation: RISC-V processor customization in the field
Meet us in Munich, Germany at the Siemens formal verification conference.
Philippe Luc, our Director of Verification, will give a presentation on How formal lights up your RISC-V verification avenue.
Meet Codasip at DVCon Europe in Munich!
Philippe Luc, our Director of Verification, is doing a presentation jointly with Siemens on RISC-V verification.
When: Wednesday 7th December, 2022
Time: 15:45 – 16:15, local time
Where: Forum 5
Presentation: 75659 – How the Right Mindset Increases Quality in RISC-V Verification
Just after his talk, Philippe Luc will also be on a panel to discuss ‘Are processor/SoC discontinuities turning verification on its head?‘.
When: Wednesday 7th December, 2022
Time: 16:45, local time
Where: Ballsaal Room
Meet Codasip at the IP SoC Days in Grenoble, France!
We are a bronze sponsor of the event, stop by our stand and speak with our team.
Mike Eftimakis, our VP Strategy and Ecosystem will give a keynote on November 30th.
Both Mike and Emmanuel Till-Vattier, our VP Sales EMEA, will be at the conference. Don’t miss a chance to talk to them.
Meet Codasip at Cadence Live in Munich in November!
Premysl Vaclavik our Senior Director of Open IP, will give a talk on using physical synthesis and physical tools in RISC-V IP development flow.
His talk is on November 22nd, 2022, 14:30-15:00 local time.
Emmanuel Till-Vattier, our VP Sales EMEA will also be at the conference. Don’t miss a chance to speak with him and Premysl!
Meet Codasip at the RISC-V Days in Tokyo in November!
Visit the team at our Codasip stand.
ブースC-B15 に@Codasip出展しております RISC-V にご興味をお持ちの方、是非お立ち寄り下さい
Country Manager, Japan Takaaki Akashi will be presenting a series of talks at the event.
Make your own RISC-V story – Design for differentiation.
Nov 17th – 15:20-15:50
Pacifico Yokohama, North 3F, G313
It’s not open source! The true value of open standard instruction set (ISA) RISC-V.
Nov 18th – 11:15-11:45
Pacifico Yokohama Exhibition Hall-C Center-stage A
Come and visit us to learn more about RISC-V with a twist! Akashi-san, Ito-san, and Brett Cline will be there.
时间:2022年12月26-27日
地点: 厦门国际会展中心
展位:C2馆362号展位
时间:2022年12月27日 15:50 – 16:10
地点: 厦门国际会展中心 304 会议室
We are a platinum sponsor of the RISC-V Summit 2022 taking place in San Jose, California, US, on 13-14 December, 2022.
Stop by our booth to see demos of our latest technology and meet the team.
Ron Black, CEO
RISC-V Spotlight
Avoiding Murphy’s Law and Satan’s Law without selling your soul
Tuesday, December 13, 10:35am – 10:45am
No one knows Murphy’s Law of “anything that can go wrong will go wrong” better than automotive OEMs who always must assume this to be true and create systems with safety in mind for any and all risks of system failure. But with connected cars, there is a new law to consider: Satan’s Law. As an automotive manufacturer, you must now also assume all people are bad and want to hack your system. Much is to gain by adopting an integrated approach that can provide a complimentary safety and security solution that is scalable in either direction while balancing PPA.
Paul Elliott, Safety and Security Architect
Demo
RISC-V dual lock-step implementation for safety and security applications
Tuesday, December 13, 3:30pm – 3:40pm
In this session, we demonstrate how a secure dual-core lockstep processor can be used to detect and trap faults injected at the hardware level, no matter if that fault was caused by a system malfunction or a deliberate attack. To enable fault testing the design is annotated with smart fault injectors, a functionality that Codasip intends to provide to automate and aid the design of resilient compute systems. The smart fault injectors can be adapted to different fault models addressing the automotive functional safety ISO 26262:2018 as well as the automotive cybersecurity standard ISO/SAE 21434:2021. A proven method in other architectures, dual lockstep enables fault detection no matter what caused the fault.
Keith Graham, VP University Program and Customer Experience
Stefan Wallentowitz, Munich University of Applied Sciences
Sarah Harris, University of Nevada in Las Vegas
Michael Engel, University of Bamberg
Panel
RISC-V in education and training: Successes and gaps
Wednesday, December 14, 4:25pm – 5:10pm
RISC-V has a strong academic background and was early adopted by many universities, and a industrial training partners are part of the RISC-V academia and training ecosystem. While the availability of hardware has been an issue for a couple of years, options slowly become available. This panel of distinguished members of the RISC-V education community is organized by the Special Interest Group on Academia and Training and we will briefly give an overview of the state of the ecosystem. The introduction is followed by a discussion of the available materials, tools and frameworks, along with an open discussion around gaps and challenges around education and industrial training.