Codasip boosts Studio Processor Design tools with AXI Automation

Codasip boosts Studio Processor Design tools with AXI Automation

Published on October 26, 2021, Munich, Germany.

Munich Germany, October 26st, 2021 – Codasip, the leading supplier of customizable RISC-V processor IP, today announced further enhancements to its Studio processor design toolset. New features in Studio 9.1 include an expanded bus support with full AXI for high-performance designs, as well as improved support for LLVM and improved code density.

Studio is at the heart of Codasip’s offering to simplify the task of customizing designs, enabling companies of all sizes to differentiate their products at the core. Studio has been the market leader in democratizing processor design since it was launched in 2014. Simplifying processor customization, Studio walks designers through the steps necessary to create their ideal custom RISC-V processor from a Codasip embedded or application core design – ensuring the design achieves predictable results and the highest performance.

Studio delivers these benefits to a rapidly expanding community of RISC-V developers around the world and, with today’s launch of Studio 9.1, will extend this leadership enabling higher-performance and lower cost designs.

Specifically in 9.1, Studio users gain access to additional bus interfaces, to now include full AXI which means Studio will readily support the development of more powerful application cores and multi-core systems.

Image

Instruction memory size can dominate cost in embedded processors so code density improvements in Studio 9.1 will help to contribute to reducing overall system costs.

Codasip’s latest update incorporates the LLVM-based SDK (the fast C/C++ compiler, Linker Support Package – all of which were incorporated as part of Studio 9.0 launched in April 2021). This update significantly improves support for custom instructions in application cores running a rich OS, such as GNU/Linux. Another new feature brings support for ISA sub-targets that hugely reduce the maintenance of different SDKs for different ISA configurations.

Zdeněk Přikryl, Codasip CTO, said: “We are constantly evolving our tools offering and due to the nature of the diverse customer types, our projects and developments continue to help push our design tools further. Codasip is keen to simplify design for differentiation with our processor cores and tools which we have developed to make it easy for designers of any size to benefit from: enabling them to get high-performance, cost-effective and (importantly!) significantly differentiated products to market quickly and easily.”

Image

David Marsden
Marketing & PR

Share the post on social media!

Check out our latest Press Releases!

Nov / 2021
Press Releases

Codasip adopts Imperas for RISC-V processor verification

Image
Nov / 2021
Press Releases

Codasip expands ecosystem with XtremeEDA

Image
Nov / 2021
Press Releases

Codasip appoints Brett Cline to drive company growth worldwide

Image
Oct / 2021
Press Releases

Codasip Founder Karel Masařík elected to RISC-V Technical Steering Committee

Karel Masařík
Oct / 2021
Press Releases

Codasip boosts Studio Processor Design tools with AXI Automation

Image
Sep / 2021
Press Releases

Codasip Opens UK Design Center Led by Simon Bewick

Image
Sep / 2021
Press Releases

Codasip Strengthens Senior Leadership: Rupert Baines Joins as Chief Marketing Officer

Image
Aug / 2021
Press Releases

Mythic Licenses Codasip’s L30 RISC-V Core for Next-Generation AI Processor

Image
Jun / 2021
Press Releases

Codasip Announces A71X RISC-V Application Core with Dual-Issue Capability

Jun / 2021
Press Releases

SEGGER and Codasip Announce Cooperation on RISC-V

Image
Apr / 2021
Press Releases

Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores

Image
Apr / 2021
Press Releases

Codasip Releases a Major Upgrade of Its Studio Processor Design toolset with a Tutorial RISC-V Core

Mar / 2021
Press Releases

Codasip to Offer Secure Boot Solutions with Veridify Tools

Mar / 2021
Press Releases

Valtrix and Codasip Cooperate on Verification of RISC-V Systems

Mar / 2021
Press Releases

Ron Black Joins Codasip as Executive Chairman

Mar / 2021
Press Releases

Codasip Announces Commercial Add-Ons to SweRV Core® EH1

Feb / 2021
Press Releases

TianyiHexin Licenses Codasip L30 for Powering Intelligent Wearable Device Solutions

Dec / 2020
Press Releases

Menta eFPGA and Codasip Announce Technology Partnership

Dec / 2020
Press Releases

Codasip Announces Three New RISC-V Application Processor Cores Providing Multi-core and SIMD Capability

Nov / 2020
Press Releases

NeuLinker Licenses Codasip Bk5 and Studio for Powering Innovative AI and Blockchain Solutions

Oct / 2020
Press Releases

Codasip Announces a New Design Center in France

Oct / 2020
Press Releases

Codasip Studio and Codasip CodeSpace 8.4 available

Aug / 2020
Press Releases

Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip’s RISC-V SweRV Core™ Support Package Pro

Jul / 2020
Press Releases

Codasip Releases the First Linux-Capable RISC-V Core Bk7 Optimized for Domain-Specific Applications

Jul / 2020
Press Releases

VITEC Licenses Codasip Bk5 Core for Multi-purpose Use in Video Products

Jun / 2020
Press Releases

Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores

Apr / 2020
Press Releases

Codasip releases Support Package for Western Digital’s first RISC-V SweRV Core

Mar / 2020
Press Releases

Codasip Studio and Codasip CodeSpace 8.3 available

Mar / 2020
Press Releases

Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors