Does ISA ownership matter? A Tale of Three ISAs

Codasip homepage custom compute

An instruction set architecture (ISA) is crucial to the development of processors and their software ecosystems. Does ISA ownership matter? Let’s consider three proprietary ISAs and their history to find out.

Open Source vs Commercial RISC-V Licensing Models

a pink pig to illustrate risc-v licensing models

Everybody is familiar with commercial licensing from traditional processor IP vendors. In discussing RISC-V, there is widespread confusion of terminology with RISC-V often being described as “open source”, often understood as “free”. But what is reality?

Processor PPA and instruction memory

Abstract CPU on a chip with red connections to illustrate Codasip blog post on processor instruction memory

The area of any part of a design contributes both to the silicon cost and to the power consumption, but a simplistic following of the “A” in a processor IP vendor’s PPA numbers can be misleading. What do you need to know?

What is needed to support an operating system?

Abstract blue background with hexagonal shapes to illustrate Codasip blog post on embedded OS support

For each embedded product, software developers need to consider whether they need an operating system; and if so, what type of an OS. Operating systems vary considerably and the choice of one for your processor core has important implications. Let us explore them.

What is processor core complexity?

Abstract CPU on a chip to illustrate Codasip blog post on processor complexity

Looking at any processor IP, you will find that their vendors emphasise PPA (performance, power & area) numbers. In theory, they should provide a level playing field for comparing different processor IP cores, but in reality, the situation is more complex. Let us consider performance.

Understanding the Performance of Processor IP Cores

Abstract circuit board design to illustrate Codasip blog post on processor performance

Looking at any processor IP, you will find that their vendors emphasise PPA (performance, power & area) numbers. In theory, they should provide a level playing field for comparing different processor IP cores, but in reality, the situation is more complex. Let us consider performance.

Codasip’s Expanding RISC-V Offering

Codasip homepage custom compute

In the last three months, Codasip’s RISC-V processor offering has expanded considerably. For some years, Codasip has supplied Bk3 and Bk5 RISC-V cores aimed at low- to medium-complexity embedded applications. But recently four additional cores have joined the Codasip RISC-V offering.

What is SweRV Core EH2?

Codasip homepage custom compute

In mid-May, CHIPS Alliance announced the open sourcing of the SweRV Core™ EH2 and SweRV Core EL2 designed by Western Digital. These cores, as well as the earlier EH1, are now supported by Codasip’s SweRV Core Support Package which provides all of the components necessary to design, implement, test, and write software for a SweRV Core-based system-on-chip. But what is SweRV Core EH2?