Announcing the launch of CHERI Alliance: A unified front against digital threats

Paper

Embedded AI on L-Series cores – Technical paper

Neural networks empowered by custom instructions

Over the last few years there has been an important shift from cloud-level to device-level AI processing. The ability to run AI/ML tasks becomes a must-have when selecting an SoC or MCU for IoT and IIoT applications.

Embedded devices are typically resource-constrained, making it difficult to run AI algorithms on them. This paper looks at what could make it easier from a software and hardware point of view and how Codasip tools and IP help.

This paper focuses on:

How TensorFlow Lite for Microcontrollers (TFLite-Micro), as a dedicated AI framework, supports domain-specific optimization aligning perfectly with Codasip design tools.
Examples based on the Codasip L31 processor core (which we announced in this press release) with both standard and custom extensions.
The benefits of custom instructions for neural networks.

Whitepaper Cover - Embedded AI on L-Series cores – Technical paper

To access the full document, please provide your details below.
We will process them with care, as described in our Privacy Policy.

First Name(Required)

Last Name(Required)

Company(Required)

Country(Required)

Email Address(Required)

Phone Number(Required)

What is 8 + 3?(Required)

It may take a few seconds for the email to arrive. If it does not, please, resubmit the form. Having issues? Contact us.

Other papers & case studies

23 Jul 2024papers

CHERI is not just a hardware extension – Poster

23 Jul 2024papers

Commercializing CHERI on a Codasip A730 RISC-V application core – Poster

23 Jul 2024papers

Let’s make a standard for CHERI-RISC-V – Poster

23 Jul 2024papers

Optimizing neural network classification on resource constrained processors through customization – Poster

09 Feb 2024papers

3 months to accelerate AI on a RISC-V core

14 Aug 2023papers

Re-targetable C/C++ LLVM compiler for RISC-V – Poster

31 Jul 2023papers

Effortless DSP extensions design for embedded RISC-V CPUs – Poster

19 Jul 2023papers

FIR and Median Filter accelerators in CodAL – Technical paper

27 Jun 2023papers

Compact CORDIC accelerator implementation for embedded RISC-V core – Poster

27 Jun 2023papers

RISC-V as an enabler of heterogeneous compute – Poster