What is the difference between processor configuration and customization?

What is the difference between processor configuration and customization?

Published on August 12, 2021
Image by Igor Ovsyannykov from Pixabay.

For many years, people have been talking about configuring processor IP cores, but especially with growing interest in the open RISC-V ISA, there is much more talk about customization. So, what is the difference?

A simple analogy is to think of ordering a pizza. With most pizzerias, you have standard bases and a choice of toppings from a limited list. You can configure the pizza to the sort of taste you would like based on the standard set of options available.

Processor IP vendors have typically offered some standard options to their customers, such as optional caches, tightly coupled memories, and on-chip debug, so that they could combine them and provide the customers with suitable configurations for their needs. While doing so, the core itself remains the same, or has very limited variations. Certainly, the instruction set, register set, and pipeline would remain the same, and only optional blocks such as caches are allowed to vary.

Today, many users are demanding greater specialization and variability in their processor cores. This may be to achieve enhanced performance while keeping down silicon area and power consumption. There may be a number of ways in which this can be achieved, for example, by creating custom instructions optimized to the target application, adding extra ports and registers. Such changes fundamentally alter the processor core itself.

Returning to the pizza analogy, customization is like if a private chef has an underlying pizza base recipe but is willing not only to let you provide alternative toppings, but to modify the pizza base, with alternatives to the standard flour, oil, and yeast ingredients used.

Although some proprietary IP suppliers allow their cores to be extended, the greatest customization opportunity lies with RISC-V. The ISA was conceived from the outset to support custom instructions. Codasip’s RISC-V cores were developed using the CodAL architecture description language and are readily customized using Codasip Studio. For more information on how custom instructions can be used to create domain-specific processors, download Codasip’s white paper.

Roddy Urquhart
Senior Marketing Director

Share the post on social media!

Check out our latest Blogposts!

Sep / 2021
Blogposts

Why it’s the perfect time to join Codasip and be part of the RISC-V revolution

Image
Aug / 2021
Blogposts

What is the difference between processor configuration and customization?

Image
Jul / 2021
Blogposts

Is RISC-V the Future?

Image
May / 2021
Blogposts

Domain-Specific Accelerators

Image
Apr / 2021
Blogposts

What is an ASIP?

Image
Mar / 2021
Blogposts

What does RISC-V stand for?

Image
Feb / 2021
Blogposts

What is CodAL?

Image
Feb / 2021
Blogposts

Customizing an Existing RISC-V Processor

Jan / 2021
Blogposts

How to Choose an Architecture for a Domain-Specific Processor

Dec / 2020
Blogposts

Does ISA ownership matter? A Tale of Three ISAs

Nov / 2020
Blogposts

Open Source vs Commercial RISC-V Licensing Models

Image
Nov / 2020
Blogposts

When Considering Processor PPA, Don’t Forget the Instruction Memory

Oct / 2020
Blogposts

What is needed to support an operating system?

Sep / 2020
Blogposts

What is processor core complexity?

Aug / 2020
Blogposts

Understanding the Performance of Processor IP Cores

Jul / 2020
Blogposts

Codasip’s Expanding RISC-V Offering

Jun / 2020
Blogposts

What is SweRV Core EH2?

May / 2020
Blogposts

More than Moore with Domain-Specific Processors

Apr / 2020
Blogposts

The Challenges of Making Open-Source RISC-V Deployment Effective

Apr / 2020
Blogposts

Have you checked the hidden costs of deploying an open source RISC-V core?

Aug / 2017
Blogposts

Does RISC-V mean Open Source Processors?

Jun / 2017
Blogposts

A Tale of Two Approaches to High-Performance IoT

Sep / 2016
Blogposts

What is RISC-V? Why Do We Care and Why You Should Too!