Scaling to new heights at Codasip
Blog by Ron Black, December 2, 2021.
Scaling is failing is a drum we’re banging here at Codasip: the end of Moore’s Law, Dennard Scaling, Amdahl’s limits… Semiconductor process shifts are costing more but no longer providing the expected and required performance improvements.
Something must be done, and fortunately there is RISC-V with its open ISA that lets designers tune not only the microarchitecture, but the ISA itself, to co-develop hardware and software and provide truly optimized performance, power, and area. Codasip’s Studio™ EDA tool and CodAL processor description language are arguably the easiest and most proven way to make such customization.

Image source: Codasip.
Customers today are telling us that they want more “heterogeneous compute” and “domain specific acceleration”, a topic covered by our CMO Rupert Baines in a post about Apple’s recent M1 Pro launch.
And this is exactly the Design for Differentiation Codasip is providing for our customers. Our incredibly supportive existing and new investors are committed for the long-term to expand Studio, CodAL, and our portfolio of RISC-V cores to include the high-end and new functionality we will unveil in the coming quarters.
As we keep saying, Codasip has been a well-kept secret, but will not be for much longer. Indeed, our customers have already deployed an estimated 2 billion cores designed with Codasip tools!
Dr Ron Black was appointed as Codasip's CEO today (2 December 2021), read the news here.

Ron Black, CEO. Source: Codasip.
What's New in Codasip

06/28/22
Blog
by Roddy Urquhart
Embedded World 2022 – the RISC-V genie is out of the bottle

06/22/22
Press Release
by David Marsden
Codasip adds Veridify secure boot to RISC-V processors

06/21/22
Codasip Studio
by David Marsden
Codasip Studio Mac extends potential to design for differentiation with RISC-V

06/21/22
Press Release
by David Marsden
Codasip L31 customizable RISC-V core is an Embedded World Best in Show

06/14/22
Press Release
by David Marsden
Codasip appoints Mike Eftimakis as VP of Strategy and Ecosystem

05/23/22
Blog
by Keith Graham
Single unified toolchain empowering processor research

05/16/22
Blog
by Rupert Baines
Design for differentiation: architecture licenses in RISC‑V

05/10/22
Press Release
by David Marsden
Codasip appoints SH Lee to deliver RISC-V innovations to Korean OEMs

05/05/22
Blog
by Jamie Broome
Building the highway to automotive innovation

05/03/22
Press Release
by David Marsden
Codasip adopts Siemens’ OneSpin tools for formal verification

05/02/22
Blog
by Keith Graham
Processor architecture optimization is not a barrier for university researchers

04/29/22
Blog
by Philippe Luc
Building a Swiss cheese model approach for processor verification